

PATENT APPLICATION

CW BEAM FORMER IN AN ASIC

Inventors: BLAKE LITTLE, a citizen of The United States,
residing at 2505 241st Street SE
Bothell, WA 98021; and

HUNG NGUYEN, a citizen of The United States,
residing at 12305 - 21st Ave SE
Everett, WA 98208.

Assignee: SonoSite, Inc.
21919 - 30th Drive SE
Bothell, WA 98021-3904

Status: Large Entity

CW BEAM FORMER IN AN ASIC

CROSS-REFERENCES TO RELATED APPLICATIONS

[0001] This application is a continuation of Application No. 10/358,113 (Attorney Docket No. 019162-003610), filed February 3, 2003, which claimed the benefit of U.S. Provisional Patent Application No. 60/353,385 (Attorney Docket No. 19162-003600), filed on February 1, 2002, the full disclosures of which are incorporated herein by reference. This application also contains subject matter related to pending non-provisional applications 09/840,002 (Attorney Docket No. 19162-003100), filed on April 19, 2001, and 10/062,179 (Attorney Docket No. 19162-003110), filed on February 1, 2002, the full disclosures of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

[0002] The present invention relates to a beamformer for CW Doppler ultrasound that has been reduced to a single application specific integrated circuit. The reduction of a CW Beamformer to an ASIC chip provides considerable savings in space and power consumption in the use of a medical ultrasound device.

[0003] The present invention relates to a beamformer for CW Doppler ultrasound that has been reduced to a single application specific integrated circuit. The reduction of a CW Beamformer to an ASIC chip provides considerable savings in space and power consumption in the use of a medical ultrasound device.

BRIEF SUMMARY OF THE INVENTION

[0004] The present invention relates to a continuous wave Doppler beam former application specific integrated circuit (CW-ASIC). The beam former element may be either a receive beam former, or a transmit beam former.

[0005] More specifically, the CW-ASIC is a receive beam former comprising a local oscillator generator having a programmable delay function and a programmable frequency function and capable of producing a LO I signal and a LO Q signal (LO I/Q pair), said LO I/Q pair being multiplied with an analog receive signal to produce a complex base band output. The CW-ASIC may further comprise a plurality of local oscillator generators. The receive beam former further comprising a sum circuit for the summation of the base band

signals produced by said plurality of local oscillator generators, said sum circuit further comprising a filter to produce a base band beam formed signal.

[0006] The CW-ASIC transmit beam former comprises a plurality of transmit circuits, wave form generation circuits and delay circuits to generate an acoustic transmit beam

5 [0007] Another embodiment of the present invention provides for a continuous wave Doppler beam former application specific integrated circuit for use in a diagnostic medical ultrasound system, the continuous wave Doppler beam former application specific integrated circuit comprising a plurality of channels forming a CW analog receive path wherein each channel is connected with a digital beam former, the plurality of channels are mixed down in
10 quadrature to base band using a mixer and a local oscillator (LO) generated in quadrature, the outputs of said mixer are summed and wall/high pass filtered to provide a beam formed base band signal; and a sub circuit which provides a digital serial control function to interface to a real time control bus providing per channel enable/disable of said mixer and said local oscillator generator, and local oscillator delay as well as global local oscillator frequency
15 select, said digital control also having an external delay enable signal to start said LO generators and synchronize all the internal LO delays.

[0008] A third embodiment of the present invention comprises an ultrasound system application specific integrated circuit (US-ASIC) having at least one beam former, a transducer controller, one or more digital signal processor(s), and a plurality of input/output
20 channels for linking to at least one memory means, a power control system, a transducer and a user interface.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] Figure 1 illustrate a flow diagram of a transmit beam former CW-ASIC.

[0010] Figure 2 illustrates a flow diagram of a receive beam former CW-ASIC.

25 [0011] Figure 3 illustrates a top level block diagram of a CW-ASIC.

[0012] Figure 4 illustrates a detailed block diagram of a CW-ASIC.

[0013] Figure 5 illustrates a flow diagram of a US-ASIC.

DETAILED DESCRIPTION OF THE INVENTION

[0014] The present invention relates generally to a continuous wave Doppler beam former on an application specific integrated circuit (CW-ASIC). Classically, a beam former consists of a pulser, pulse delays, a transmit/receive (T/R) switch, amplifiers, analog-to-digital
5 converters, echo delays, and a summer. The beam former of this classical design can further be broken down into a transmit beam former (those processes necessary to make a transducer emit a continuous pulse) and a receive beam former (processes necessary for interpreting the received echo into a Doppler data stream). The use of a single ASIC to operate as the beam former for a continuous wave ultrasound device, either on the transmit side or receive side,
10 marks for a significant reduction in power and real estate needed in the operation of the ultrasound device.

[0015] Turning now to the drawings, figure 1 illustrates a basic diagram of the components necessary to create a transmit beam former ASIC 100. The ASIC has a plurality of transmit circuits 102, wave form generation circuits 104 and delay circuits 106. The operation of the
15 individual elements is similar to a transmit and timing control circuit for a T/R device. The wave form generator 104 creates a wave pattern to be used in the excitation of the transducer elements 110. The firing of the wave forms depends on the delay and the transmit circuit 102. Because CW Doppler requires continuous transmission by a number of elements, the delay in the firing of elements 110 is zero, and the transmit circuit 102 is constantly sending
20 the wave form generated by the wave form generator 104. Where the beam former is used for a pulse type scan mode, such as pulse wave Doppler, B mode (brightness) or M mode, the delay circuit would be utilized more to cause the transmit circuit to fire at a particular frequency.

[0016] Figure 2 illustrates a logic pathway for a continuous wave Doppler receive beam
25 former.

[0017] The T/R circuit is shown on the left. The individual receive channels of the transducer are either processed through a T/R circuit (as shown) or sent directly to the CW-ASIC 222 beam former. The more efficient solution, offering enhanced miniaturization and power reduction is for the elements of the transducer that are in the same phase to be summed
30 in the T/R circuit prior to coming into the CW-ASIC (of course the T/R circuit can be incorporated into the CW-ASIC 222 within the borders of the large box.) Once the receive

signals of the same phase or timing are summed, the number of input channels is reduced, allowing for a smaller data band width to be handled by the CW-ASIC.

[0018] The incoming signal channels may be either analog or digital. The receive channels are applied to a multiplier where they are multiplied with a signal generated by a local oscillator generator. The local oscillator generator (LO GEN) comprises a programmable delay function and a programmable frequency function and is capable of producing a LO I signal and a LO Q signal (LO I/Q pair). The LO I/Q pair being multiplied with the analog receive signal to produce a complex base band output. The receive beam former may further comprise a sum circuit for the summation of the base band signals produced by the plurality of local oscillator generators, said sum circuit further comprising a filter to produce a base band beam formed signal. Arguably this is the end of the receive beam former requirements and the CW-ASIC need not incorporate any additional circuitry.

[0019] However the use of ASIC technology and having a CW receive beam former makes the ASIC a logical platform to include any one of several additional processes including wall filtering, analog to digital conversion, additional A/D conversion on the I/Q Doppler data, and complex quadrature band pass PRF frequency filtering. The inclusion of each additional circuit is shown in the progressive dashed lines going from left to right in the incorporated drawing above.

[0020] Figure 3 illustrates a top level block diagram of the CW-ASIC 222.

[0021] The top level diagram includes the minimum receive circuitry. The particular advantage to having the CW-ASIC beam former is it allows those who design ultrasound systems to move the CW-ASIC to a variety of logical locations within an architecture, so the I/O ports of the CW-ASIC may more efficiently be coupled to data inputs, memory elements and power. This allows the CW-ASIC to take advantage of elements in the system architecture that can provide input data more efficiently than the CW-ASIC can itself produce, as well as shorted the distance between components the CW-ASIC needs to communicate with. Shorter distance means less signal loss, and lower power consumption.

[0022] Figure 4 illustrates a detailed drawing of the CW-ASIC of the present invention. The details of the diagram are clearly labeled for within the schematic.

[0023] Figure 5 illustrates a US-ASIC, an ultrasound system on an ASIC. The intent here is to show that any of the processes previously reduced to an ASIC can be combined into a

single ASIC permitting the ultimate in power and real estate savings. The use of a CW-ASIC 222 is shown in heavy dotted lines. However the vast majority of processes for the ultrasound instrument illustrated in fig. 5 are reduced to various ASIC devices already. We have noted the combination of ASIC elements in separate ASIC chips leads to further space and power savings. For instance the combination of a transmit and receive beam former illustrated separately as CW-ASIC 222 and FE ASIC 230 are a combination allowing circuits to draw from a single master clock path for precise timing and single system input channel for a shared feature. Additionally where analog to digital and digital to analog filters are used, data can be routed from the digital beam former of the FE ASIC 230 and the Doppler data path in 243 (path not shown) into a common A/D converter in CW-ASIC 222. As functional elements are included on a single die and routing between ASIC elements is converted to routing on a single ASIC, the advantage of space and power savings are realized. Existing ASIC elements are generally low power, allowing the circuit integration of ASICs without concerns of signal noise generated between high and low voltage areas. The use of analog and digital signals on the same die affords some noise problems, however we have demonstrated in a co-pending application the ability to provide mix modes on a single die without degradation of signal and performance.

[0024] Logically the US-ASIC does not include those elements not conducive to inclusion on a single die, such as the various memory elements which include look up tables and data libraries, as well as memory buffers for large files (such as a Doppler scan with spectral analysis and ECG data overlay). Similarly data for video display 104 and video memory 254 would remain separate.

[0025] Figure 5 illustrates a US-ASIC, an ultrasound system on an ASIC. The intent here is to show that any of the processes previously reduced to an ASIC can be combined into a single ASIC permitting the ultimate in power and real estate savings. The use of a CW-ASIC 222 is shown in heavy dotted lines. However the vast majority of processes for the ultrasound instrument illustrated in fig. 5 are reduced to various ASIC devices already. We have noted the combination of ASIC elements in separate ASIC chips leads to further space and power savings. For instance the combination of a transmit and receive beam former illustrated separately as CW-ASIC 222 and FE ASIC 230 are a combination allowing circuits to draw from a single master clock path for precise timing and single system input channel for a shared feature. Additionally where analog to digital and digital to analog filters are used, data can be routed from the digital beam former of the FE ASIC 230 and the Doppler data

path in 243 (path not shown) into a common A/D converter in CW-ASIC 222. As functional elements are included on a single die and routing between ASIC elements is converted to routing on a single ASIC, the advantage of space and power savings are realized. Existing ASIC elements are generally low power, allowing the circuit integration of ASICs without concerns of signal noise generated between high and low voltage areas. The use of analog and digital signals on the same die affords some noise problems, however we have demonstrated in a co-pending application the ability to provide mix modes on a single die without degradation of signal and performance.

[0026] Logically the US-ASIC does not include those elements not conducive to inclusion on a single die, such as the various memory elements which include look up tables and data libraries, as well as memory buffers for large files (such as a Doppler scan with spectral analysis and ECG data overlay). Similarly data for video display 104 and video memory 254 would remain separate.

[0027] Numerous alterations and modifications to the disclosure can be made without deviating from the true spirit of the present invention, which should be interpreted in light of the appended claims.